

# TA8115N/F

TENTATIVE

DUAL PRE-AMPLIFIERS + HEADPHONE DRIVERS  
FOR AUTOREVERSE SYSTEM IC (3V USE)

The TA8115N/F are developed for auto reverse play back headphone cassette play (3V use).

The pre-amplifiers are independent of the headphone drivers, the voltage gains of which are fixed at 27dB(Typ.).


- Switchover between Forward/Reverse input mode is possible with only one-make switch.
- Built-in Metal/Normal equalizer drivers, switchover between Metal/Normal equalizer mode is possible with only one-make switch. Those drivers are applicable to LED driver for Forward/Reverse directional display, too.
- Operating supply voltage range.  
VCC(opr)=1.8~6V (Ta=25°C)

MAXIMUM RATINGS (Ta=25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	VCC	6	V
Power Dissipation (Note)	TA8115N	1200	mW
	TA8115F	400	
Operating Temperature	Topr	-25~75	°C
Storage Temperature	Tstg	-55~150	°C


Note: Derated above Ta=25°C in the proportion of 9.6mW/°C for TA8115N, and of 3.2mW/°C for TA8115F.

Unit in mm



Weight : 1.2g

Unit in mm



Weight : 0.31g

## TA8115N/F

## ELECTRICAL CHARACTERISTICS


(Unless otherwise specified.  $V_{CC}=3V$ ,  $f=1kHz$ ,  $R_L=16\Omega$ ,  $T_a=25^\circ C$ )

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Quiescent Current	IC <sub>Q</sub>	1	V <sub>IN</sub> =0	-	9	16	mA
Pre-Amplifier Section	Open Loop Voltage Gain	G <sub>VO</sub>	1	V <sub>OUT</sub> =-10dBm	68	80	dB
	Maximum Output Voltage	V <sub>OM</sub>	1	THD=1%	300	450	mV <sub>rms</sub>
	Total Harmonic Distortion	THD1	1	V <sub>OUT</sub> =-10dBm	-	0.02	0.1 %
	Equivalent Input Noise Voltage	V <sub>NI</sub>	1	R <sub>g</sub> =2.2k $\Omega$ BW=20Hz~20kHz NAB (G <sub>v</sub> =33dB, f=1kHz)	-	0.9	1.5 $\mu$ V <sub>rms</sub>
	Ripple Rejection Ratio	RR1	1	V <sub>rip</sub> =-10dBm f=100Hz, R <sub>g</sub> =2.2k $\Omega$	45	60	dB
	Input Bias Current	I <sub>B1</sub>	3	V <sub>IN</sub> =0	-	0.5	1.5 $\mu$ A
	Cross Talk (Forward/Reverse)	CT <sub>FR</sub>	1	V <sub>OUT</sub> =-10dBm R <sub>g</sub> =2.2k $\Omega$ BW=20Hz~20kHz	63	73	dB
Headphone Driver Section	Output Power	P <sub>OUT</sub>	1	THD=10%, R <sub>L</sub> =16 $\Omega$	38	50	mW
	Closed Loop Voltage Gain	G <sub>VC</sub>	1	V <sub>OUT</sub> =-10dBm	25	27	29 dB
	Total Harmonic Distortion	THD2	1	P <sub>OUT</sub> =1mW	-	0.3	2.0 %
	Output Noise Voltage	V <sub>NO</sub>	1	R <sub>g</sub> =600 $\Omega$ BW=20Hz~20kHz	-	25	70 mV <sub>rms</sub>
	Ripple Rejection Ratio	RR2	1	V <sub>rip</sub> =-10dBm f=100Hz, R <sub>g</sub> =600 $\Omega$	45	60	dB
	Input Resistance	R <sub>IN</sub>	1	-	-	20	k $\Omega$
	Input Bias Current	I <sub>B2</sub>	3	V <sub>IN</sub> =0, R <sub>g</sub> =100k $\Omega$	-	5	40 nA
	Channel Balance	CB	1	V <sub>OUT</sub> =-10dBm	-	-	1 dB
	ON-Resistance of Metal Driver	R <sub>ON</sub>	2	-	-	20	$\Omega$
	Maximum LED Current	I <sub>LED</sub>	4	V <sub>CE</sub> =0.3V	3.5	-	mA
Pre + Driver	Cross Talk (L/R)	CT <sub>LR</sub>	1	V <sub>OUT</sub> =-5dBm (Driver) BW=20Hz~20kHz	40	53	dB
	Signal Leakage	SL	1	V <sub>OUT</sub> =12dBm (Pre) BW=20Hz~20kHz	55	63	dB

AUDIO LINEAR IC

# TA8115N/F

TEST CIRCUIT 1



\* : Monolithic ceramic condenser

\* See the "switch state for electrical characteristics".

**TOSHIBA**

**TA8115N/F**

X ..... OFF, O ..... ON


SWITCH STAGE FOR ELECTRICAL CHARACTERISTICS

SW Characteristic	S1	S1'	S2	S2'	S3	S3'	S4	S4'	S5	S5'	S6	S6'	S7	S7'	S8	S9	S11
ICCQ	X	X	X	X	A	A	A	A	B	B	O	O	A	A	X	B	O
GVO	O	O	O	O	B	B	B	B	B	B	O	O	A	A	O/X	B	O
THD1	O	O	O	O	A	A	A	A	B	B	O	O	A	A	O/X	B	O
VOM	O	O	O	O	A	A	A	A	B	B	O	O	A	A	O/X	B	O
VNI	X	X	X	X	A	A	A	A	B	B	O	O	A	A	O/X	B	O
CTFR	O/X	O/X	X/O	X/O	A	A	A	A	B	B	O	O	A	A	X+O	B	O
ROUT	X	X	X	X	A	A	A	A	B	B	X	X	A	A	X	B	O
GVC	X	X	X	X	A	A	A	A	B	B	X	X	A	A	X	B	O
THD2	X	X	X	X	A	A	A	A	B	B	X	X	A	A	X	B	O
VNO	X	X	X	X	A	A	A	A	B	B	O	O	A	A	X	B	O
CB	X	X	X	X	A	A	A	A	B	B	X	X	A	A	X	B	O
CTLR	O/X	X/O	O/X	X/O	A	A	A	A	A	A	X	X	A	A	X	B	O
SL	O	O	O	O	A	A	A	A	A	A	X	X	A	A	X	B	O
RR1	X	X	X	X	A	A	A	A	B	B	O	O	A	A	X	B	X
RR2	X	X	X	X	A	A	A	A	B	B	O	O	A	A	X	B	X


AUDIO LINEAR IC

# TA8115N/F

TEST CIRCUIT 2




TEST CIRCUIT 3



**TOSHIBA**

**TA8115N/F**

TEST CIRCUIT 4



FUNCTION MODE TABLE (See "TEST CIRCUIT-1")

This IC is set to the mode shown in the table below, by the state of the control terminals, pin 7, pin 14.

S9	S8	Q1	Q2	PRE AMPLIFIER INPUT TERMINAL	APPLICABLE FUNCTION
C	OFF	OFF	ON	Pin 2, Pin 23	Tape Directional Display
C	ON	ON	OFF	Pin 3, Pin 22	
B	OFF	OFF	OFF	Pin 2, Pin 23	EQ ; Normal
B	ON	OFF	OFF	Pin 3, Pin 22	
A	OFF	ON	ON	Pin 2, Pin 23	EQ : Metal
A	ON	ON	ON	Pin 3, Pin 22	

**AUDIO LINEAR IC**

# TA8115N/F

## DC CHARACTERISTICS

(VCC=3V, VIN=0, RL=16Ω, Ta=25°C, TEST CIRCUIT-5)

(Unit : V)


TERMINAL No.	1	2	3	4	5	6	7	8	9	10	11	12
Terminal Voltage	0	1.5	1.5	1.5	1.5	Note	Note	1.5	0.7	1.5	0	2.6

TERMINAL No.	13	14	15	16	17	18	19	20	21	22	23	24
Terminal Voltage	3.0	Note	1.5	0.7	1.5	Note	Note	1.5	1.5	1.5	1.5	1.5

Note: These terminals are set to the voltages shown in the table below, by the control switches S1, S2.

SWITCH MODE		TERMINAL VOLTAGE (V)				
S1	S2	Pin 6	Pin 7	Pin 14	Pin 18	Pin 19
A	OFF	3.0	2.6	0.6	0	<0.3
	ON	<0.3	2.6	0	0.6	3.0
B	OFF	3.0	0.2	0.6	0	3.0
	ON	3.0	0.2	0	0.6	3.0
C	OFF	<0.3	0	0.6	0	<0.3
	ON	<0.3	0	0	0.6	<0.3


## TEST CIRCUIT 5



**TOSHIBA**

# TA8115N/F

APPLICATION CIRCUIT 1 (Tape directional display for LED)




\*: Monolithic ceramic condenser

AUDIO LINEAR IC

# TA8115N/F

APPLICATION CIRCUIT 2 (Equalizer switchover between Normal/Metal mode)



\* : Monolithic ceramic condenser

**TA8115N/F**

## APPLICATION NOTE FOR PATTERN LAYOUT


- (1) The GND line of pin 1 (Pre GND) must be isolated from that of pin 11 (PW GND) at the GND point, where the  $V_{CC}$  decoupling condenser C9 is placed.
- (2) The GND line of C1 (for Ripple Filter) must be isolated from that of condenser C2 (for Reference Voltage), at the point of pin 1.
- (3) The pattern diagram between the pin 24 (terminal of  $V_{REF}$ ) and the condenser C2 must be made shortly. As for the pin 1 (Pre GND), it's as well.
- (4) The pattern diagram between the pin 11 (PW GND) and the compensation condenser, C6 must be shortly. And this positive line of C6 must be kept away from the terminals of PW IN, pin 8, 17.
- (5) The lines of PW IN must be kept away from those of PW OUT. And each of the PW OUT lines must be kept away.
- (6) The line of PW GND (pin 11) must be isolated from the load GND lines, at the GND point, where the  $V_{CC}$  decoupling condenser C9.
- (7) The GND lines of condensers C8, which are for compensation of radiation, must be isolated from other GND lines to pin 11.

\* See the example of pattern layout as shown next page.

**AUDIO LINEAR IC**





# TA8115N/F

AN INSTANCE FOR RECOMMENDED PCB PATTERN LAYOUT



**TOSHIBA**

# TA8115N/F



**AUDIO LINEAR IC**

# TA8115N/F

